# Visvesvaraya Technological University, Belagavi <br> MODEL QUESTION PAPER <br> 3rd Semester, B.E (CBCS 2017-18 Scheme) EC/TC <br> Course: 17EC33- Analog Electronics, Set no. 2 

Time: 3 Hours
Max. Marks: 100
Note: (i) AnswerFive full questions selecting any one full question from each Module.
(ii) Question on a topic of a Module may appear in either its $1^{\text {st }}$ or/and $2^{\text {nd }}$ question.

\begin{tabular}{|c|c|c|c|}
\hline \& \& Module-1 \& Marks \\
\hline 1 \& a)
b)
c) \& \begin{tabular}{l}
Define h parameters and hence derive h parameters model of a CE BJT \\
Derive the expressions for \(\mathrm{A}_{\mathrm{I}}, \mathrm{A}_{\mathrm{V}}, \mathrm{Z}_{\mathrm{i}}\) and \(\mathrm{Z}_{\mathrm{O}}\) for a voltage divider bias circuit of BJT, Using re equivalent model of BJT. Show the phase relationship between input and output wave form. \\
What is Darlington Connection? \\
Calculate the DC bias voltage and currents in the Darlington emitter follower circuit having \(\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{R}_{\mathrm{E}}=390 \Omega, \mathrm{R}_{\mathrm{B}}=3.3 \mathrm{M} \Omega, \mathrm{V}_{\mathrm{BE}}=1.6 \mathrm{~V} \beta_{\mathrm{D}}=8000\)
\end{tabular} \& 5
10

5 <br>
\hline \& \& OR \& <br>

\hline 2 \& a) \& | Give the relation between re parameters and h parameters. What are the advantages of $h$ parameters. |
| :--- |
| Derive the Expressions for current gain, voltage gain, input impendence and output impendence for anemitter follower circuit. | \& 5

10 <br>
\hline
\end{tabular}

|  | c) | For the fixed bias network with $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}=470 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{C}}=4.7 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{C} 1}=\mathrm{Cc}_{2}=10 \mu \mathrm{~F}$, $\beta=100, \mathrm{r}_{0}=50 \mathrm{~K} \Omega$ <br> a) Determine re, $\mathrm{Z}_{\mathrm{i}}, \mathrm{Z}_{\mathrm{O}}, \mathrm{A}_{\mathrm{V}}$ (with ro $=\infty \Omega$ ), Av with $\mathrm{ro}=50 \mathrm{~K} \Omega$ | 5 |
| :---: | :---: | :---: | :---: |
|  |  | Module-2 |  |
| 3 | a) | Explain the construction of N channel JFET. Also explain the drain and transfer characteristics of the JFET. <br> With Equivalent circuit obtain the expression for $\mathrm{Z}_{\mathrm{O}}$ and $\mathrm{A}_{V}$ for JFET Self bias with unbypassed $\mathrm{R}_{\mathrm{S}}$. <br> The fixed bias configuration shown in has $\mathrm{V}_{\mathrm{GS}}=-2 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=5.625 \mathrm{mAwith}$ $\mathrm{I}_{\mathrm{DS}}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{P}}=-8 \mathrm{~V}$ and $\mathrm{Yo}_{\mathrm{S}}=40 \mu \mathrm{~s}, \mathrm{VGG}=-2 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{D}}=2 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{G}}=2 \mathrm{M} \Omega$. Determine $\mathrm{gm}, \mathrm{rd}, \mathrm{Z}_{\mathrm{O}}$ and $\mathrm{A}_{\mathrm{V}}$ | 6 8 6 |
|  |  | OR |  |
| 4 |  | Differentiate between Enhancement and Depletion MOSFET. <br> With necessary equivalent circuit obtain the expression for $\mathrm{Z}_{\mathrm{i}}$ and $\mathrm{A}_{\mathrm{V}}$ for a JFET Common Gate configuration. | 6 8 |

\begin{tabular}{|c|c|c|c|}
\hline \& c) \& Calculate the DC bias, overall voltage gain. For the cascaded identical common source amplifier with \(\mathrm{I}_{\mathrm{DSS}}=10 \mathrm{~mA} \mathrm{~V}_{\mathrm{P}}=-4 \mathrm{~V}, \quad \mathrm{VDD}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{D} 1}=\mathrm{R}_{\mathrm{D} 2}=2.4 \mathrm{~K} \Omega\), \(\mathrm{R}_{\mathrm{G} 1}=\mathrm{R}_{\mathrm{G} 2}=3.3 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{S} 1}=\mathrm{R}_{\mathrm{S} 2}=680 \Omega, \mathrm{C}_{\mathrm{S} 1}=\mathrm{C}_{\mathrm{S} 2}=100 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{C} 1}=\mathrm{C}_{\mathrm{C} 2}=\mathrm{C}_{\mathrm{C} 3}=0.05 \mu \mathrm{~F}\). \& 6 \\
\hline \& \& Module-3 \& \\
\hline 5 \& a) \& \begin{tabular}{l}
The input power to a device is 10000 W at a voltage of 1000 V . The output power is 500 W and the output impedance is \(20 \Omega\). \\
i) Find the power gain in decibels. \\
ii) Find voltage gain in decibels. \\
Discuss the low frequency response of BJT amplifier and give expression for lower cutoff frequency due to \(\mathrm{C}_{\mathrm{C}}, \mathrm{C}_{\mathrm{E}}\) and \(\mathrm{C}_{\mathrm{S}}\). \\
Calculate the overall lower 3db and upper 3db frequencies for a 3 stage amplifier having an individual \(\mathrm{f}_{1}=40 \mathrm{H}_{\mathrm{Z}}\) and \(\mathrm{f}_{2}=2 \mathrm{MH}_{\mathrm{Z}}\)
\end{tabular} \& 5

10
5 <br>
\hline \& \& OR \& <br>

\hline 6 \& a) \& | Discuss the effect of various capacitors in frequency response of an amplifier. |
| :--- |
| Determine the high cutoff frequencies for the common source amplifier, |
| $\mathrm{C}_{\mathrm{G}}=0.01 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{C}}=0.5 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{S}}=2 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{Sig}}=10 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{D}}=4.7 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{S}}=1 \mathrm{~K} \Omega$, |
| $\mathrm{R}_{\mathrm{L}}=2.2 \mathrm{~K} \Omega \quad \mathrm{I}_{\mathrm{DSS}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{P}}=-4 \mathrm{~V}, \mathrm{rd}=\infty \Omega, \mathrm{VDD}=20 \mathrm{~V}$ | \& 5

10

5 <br>
\hline
\end{tabular}

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  | Module-4 |  |
| 7 | a) | With block diagram explain the concept of feedback amplifier. | 5 |
|  | b) | Derive the expression for $\mathrm{Z}_{\mathrm{if}}$ and $\mathrm{Z}_{\text {of }}$ voltage series feedback amplifier. | 5 |
|  | c) | For a practical current series feedback circuit derive expression for $\mathrm{A}_{\mathrm{F}}$ and $\mathrm{Z}_{\mathrm{if}}$. | 10 |
|  |  | OR |  |
| 8 | a) | What is an Oscillator? Discuss the concept of generating oscillations with the help of Barkhausen criteria. | 5 |
|  | b) | Explain the operation of UJT Relaxation oscillator. | 5 |
|  | c) | With a neat diagram and necessary expressions explain Hartley oscillator. | 10 |
|  |  | Module-5 |  |
| 9 | a) | Give the definition of power amplifier and list the types of power amplifier based on the location of Q point. | 5 |
|  | b) | Explain the working of class B. Push pull amplifier. Obtain an expression for maximum conversion efficiency of this amplifier. | 10 |
|  | c) | Calculate the harmonic distortion components for an output signal having fundamental amplitude of 2.5 V , Second harmonic amplitude of 0.25 V , third harmonic amplitude of 0.1 V and fourth harmonic amplitude of 0.05 V and also calculate the total harmonic distortion for the amplitude components given above. | 5 |
|  |  | OR |  |
| 10 | a) | With necessary circuit diagram and characteristics curve, show that the maximum efficiency of a series fed class A amplifier is $25 \%$. | 10 |
|  | b) | Describe with block diagram the series and shunt type of voltage regulators. | 5 |
|  | c) | Derive the voltage stability factor and output resistance for emitter follower series regulator. | 5 |

