#1
| |||
| |||
Gujarat Technological University ME VLSI and Embedded Systems Sem 1 RTL Simulation and Synthesis with PLDs Syllabus GUJARAT TECHNOLOGICAL UNIVERSITY RTL SIMULATION AND SYNTHESIS WITH PLDs SUBJECT CODE: 3710512 ME 1st Semester Type of course: Major Elective - I Prerequisite: Digital logic design and any programming language. |
|